IP Cores and Reference Designs

IP and reference design based on Anlogic chip series

Date ascending

Date descending

Version ascending

Version descending

keywords:

PH1A

Title

Date

Vision

Support FPGAs

Download

Translation Version Note

The available documentations here are translated from the Chinese version, in the event of any inconsistency or conflict between the Chinese verison of these documents and any translated version, the Chinese version shall control.

The translated version might not demonstrate the latest Chinese version documentation, only for reference. Please refer to the latest Chinese version documentation for the latest information.

Question feedback

Your name*

Your company*

Phone number*

Email required for support & contact*

Please write your feedback here*

Captcha*

You can read about how we handle your personal data, your personal data rights, and how you can contact us in our privacy policy.

Submit

Sorry, you have not logged in!

We have provided FamilyOverview documents of the serial devices such as EF2\EF3\EG4, which can be downloaded without registration.

Sorry, your permission is insufficient!

If you need to activate permissions, please log in to the member first to complete your personal information, and then send the specific requirements and registered phone number to the following email. Customer service personnel will process it as soon as possible.

Sorry, your permission is insufficient!

Please login to the member first to supplement your personal information. If you need to activate permissions, please send the specific requirements and registered phone number to the following email. Customer service personnel will process it as soon as possible.

We have provided TD4.6.4, TD4.6.5, and TD4.6.6 for the development of EF2EF3EG4 series chip solutions, which can be directly downloaded;